Skip to main content
Tim's user avatar
Tim's user avatar
Tim's user avatar
Tim
  • Member for 12 years
  • Last seen more than 9 years ago
About

Professional ASIC engineer with experience in RTL design, Verilog, synthesis, power, and timing issues on billion+ gate ICs.

Other hobbies include:

  • Computer Graphics
  • Android Programming
  • C++ Programming

Personal released projects:

Portfolio Map-----------Electron Flux

Badges
This user doesn’t have any gold badges yet.
This user doesn’t have any silver badges yet.
4
bronze badges
Top tags
0
Score
1
Posts
100
Posts %
0
Score
1
Posts
100
Posts %
0
Score
1
Posts
100
Posts %
Top posts